

# vADC5\_S\_F work in progress


Differential SAR-Based Voltage-Mode Synchronous ADC with S/H

Proof of silicon due 1Q25 | Simulation results below


Parameter (units)	Typical Simulation Spec	Typical Conditions: $V_{DD}=1v$ , Temperature = 27C, unless otherwise stated. Operating $V_{DD}$ high $\approx 1v$ , Operating $V_{DD}$ low $\approx$ TBD,
<b>Resolution (Bits)</b>	8	
<b>Differential <math>V_{IN}</math> peak-to-peak (v)</b>	$0 \rightarrow V_{REF}$	$V_{REFP} \approx 1v$ & $V_{REFN} \approx 0v$ , $V_{CM} \approx 0.5 \times V_{DD}$
$I_{DD}$ ( $\mu$ A)	$\sim 0.9$	$f_{S/H} \approx 40$ KHz
ENOB (bits)	$\sim 7.3$	$V_{IN}$ sweep 0 $\rightarrow$ Full-Scale
Gain Error (%)	$\sim 30$	$V_{IN}$ sweep 0 $\rightarrow$ Full-Scale
<b>Input Bandwidth = <math>A_{IN,BW}</math> (KHz)</b>	25	-3dB frequency
$f_{S/H}$ max (KHz)	tbd	1-bit Loss of ENOB
Digital I/O Levels (v)	$0 \rightarrow V_{DD}$	
Cell Size ( $\mu$ m X $\mu$ m)	$\sim 89 \times 46$	
TSMC Process Node (nm)	65	

\*See Disclaimers\*

vADC +S/H Cell Layout



vADC +S/H Block Diagram



## Features:

- 8-bit resolution, Low-Power, Differential voltage-input, Synchronous vADC with S/H & Power-Down
- Optional: Digital output port ( $D_{OUT}$ ) can be serialized as needed.
- Digital power consumption reduces dynamically in steady-state  $V_{IN}$  conditions, enabled by asynchronous vADC architecture.
- $V_{INP}$  and  $V_{INN}$  terminals swing  $\sim 1v$  Peak-to-Peak around common mode voltage (e.g.,  $V_{CM} \approx 0.5 \times V_{DD}$ )
- Example:  $V_{REFP} \approx 1v$  and  $V_{REFN} \approx 0v$