

vADC5_A_F work in progress


Differential SAR-Based Voltage-Mode Asynchronous ADC with S/H

Proof of silicon due 1Q25 | Simulation results below


| Parameter (units) | Typical Simulation Spec | Typical Conditions: $V_{DD}=1v$, Temperature = 27C, unless otherwise stated. Operating V_{DD} high $\approx 1v$, Operating V_{DD} low \approx TBD, |
|--|-------------------------|--|
| Resolution (Bits) | 10 | |
| Differential V_{IN} peak-to-peak (v) | $0 \rightarrow V_{REF}$ | $V_{REFP} \approx 1v$ & $V_{REFN} \approx 0v$, $V_{CM} \approx 0.5 \times V_{DD}$ |
| I_{DD} (μ A) | ~ 1.2 | $f_{S/H} \approx 40$ KHz |
| ENOB (bits) | ~ 9.2 | V_{IN} sweep 0 \rightarrow Full-Scale |
| Gain Error (%) | ~ 30 | V_{IN} sweep 0 \rightarrow Full-Scale |
| Input Bandwidth = $A_{IN,BW}$ (KHz) | 15 | -3dB frequency |
| $f_{S/H}$ max (KHz) | tbd | 1-bit Loss of ENOB |
| Digital I/O Levels (v) | $0 \rightarrow V_{DD}$ | |
| Cell Size (μ m X μ m) | $\sim 94 \times 41$ | |
| TSMC Process Node (nm) | 65 | |

See Disclaimers

vADC +S/H Cell Layout



vADC +S/H Block Diagram



Features:

- 10-bit resolution, Low-Power, Differential voltage-input, Asynchronous vADC with S/H & Power-Down
- Optional: Digital output port (D_{OUT}) can be serialized as needed.
- Digital power consumption reduces dynamically in steady-state V_{IN} conditions, enabled by asynchronous vADC architecture.
- V_{INP} and V_{INN} terminals swing $\sim 1v$ Peak-to-Peak around common mode voltage (e.g., $V_{CM} \approx 0.5 \times V_{DD}$)
- Example: $V_{REFP} \approx 1v$ and $V_{REFN} \approx 0v$