

# iADC3\_1


Current-Mode Analog-to-Digital Converter (iADC): Current-input Asynchronous Ultra-Low-Power A/D converter. Proof of silicon 4Q24 & evaluation in progress. Simulation results in table below

Please contact [sales@ailinear.com](mailto:sales@ailinear.com) for more information & ordering specific evaluation.


Parameter (units)	Typical Simulation Spec	Typical Conditions: $V_{DD}=2v$ , Temperature = 27C, unless otherwise stated
<b>Resolution (Bits)</b>	8	
<b><math>I_{IN}</math> peak-to-peak (nA)</b>	$0 \rightarrow I_{REF}$	$I_{REF} \approx 256$ nA
<b><math>V_{CM}</math> (v)</b>	$0.5xV_{DD}$	$I_{IN}$ current source compliance voltage (rails $\pm V_{GS}$ )
<b><math>I_{REF}</math> Output (nA)</b>	25.6	
<b><math>aV_{DD}</math> High (v)</b>	$\sim 2$	
<b><math>aV_{DD}</math> Low (v)</b>	$\sim 1$	$aV_{DD}$ sweep $0v \rightarrow 2v$
<b><math>I_{DD}</math> (nA)</b>	$\sim 770$	$I_{IN} \approx$ full-scale. $I_{REF} \approx 256$ nA
<b>Integral Non-Linearity = INL (LSB)</b>	$\sim \pm 1.5$	$I_{IN}$ sweep $0 \rightarrow$ Full-Scale
<b>Gain Error (LSB)</b>	$\sim \pm 5$	$I_{IN}$ sweep $0 \rightarrow$ Full-Scale
<b>Input Bandwidth = <math>A_{IN,BW}</math> (KHz)</b>	tbd	-3dB frequency
<b>Transient Time = <math>\tau</math> (<math>\mu</math>s)</b>	tbd	$D_{OUT}$ time from $I_{IN}$ pulse $\frac{1}{4}$ to $\frac{3}{4}$ scale in $1\mu$ s
<b>Digital I/O Levels (v)</b>	$0 \rightarrow dV_{DD}$	
<b>Cell Size (<math>\mu</math>m X <math>\mu</math>m)</b>	$\sim 420 \times 180$	
<b>TSMC Process Node (nm)</b>	180	

\*See Disclaimers\*

iADC +  $I_{REF}$  Cell Layout



iADC +  $I_{REF}$  Block Diagram



## Features:

- Gray-code signaling enhances accuracy and speed, reducing power consumption ( $I_{DD}$ ), footprint, and cost.
- Programmable internal  $I_{REF}$  allows customization of  $I_{IN}$  peak-to-peak ranges, also supporting range calibration via the  $I_{REF}$  output.
- Digital output port ( $D_{OUT}$ ) can be serialized based on application needs.
- Digital power consumption dynamically powers down in steady-state  $I_{IN}$  conditions, enabled by the asynchronous iADC architecture.
- iADC has power down (PD), and  $I_{IN}$  current source compliance ( $V_{CM}$ ) voltage setting capability