

# VREF6 (internal #chip3\_VBGF2)


Fractional Bandgap Voltage Reference with low TC. Proof of silicon with typical/preliminary measurements available.

Please contact [sales@ailinear.com](mailto:sales@ailinear.com) for more information & order specific evaluation


Parameter	Typical Spec	Condition
I <sub>DD</sub> (nA)	~290	V <sub>DD</sub> =2v, Temperature = 27C
V <sub>DD</sub> Low (v)	~1	V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C
V <sub>DD</sub> High (v)	~2	V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C
VREF <sub>OUT</sub> (v)	~0.63	V <sub>DD</sub> =2v, Temperature = 27C
TC (PPM/C)	TBD	Test in progress
PSRR (dB)	TBD	Test in progress

\*See Disclaimer\*

V<sub>REF</sub> Cell Layout



V<sub>REF</sub> Block Diagram



V<sub>REF</sub> Cell Size ~440μm×290 μm in TSMC 180nm CMOS

## Features:

- CMOS (~440μm×290 μm) fractional bandgap voltage reference ( $V_{OUT} \approx V_{REF} \approx 1/2V_{BG} \approx 0.63$ ) Intellectual Property (IP) cell operates in subthreshold with low I<sub>DD</sub> (typical 290nA)
- Trimmable or Programmable (pre or post silicon) absolute value of V<sub>REF</sub>
- Trimmable or Programmable TC
- Equipped with start-up, and power-down
- Includes an internal buffer (BUF) to drive larger loads (e.g. Mega Ωs) in a SoC
- No clock, no switch-capacitor, and no related noise or injections into substrate
- Utilizes a fractional bandgap topology to generate I<sub>REF</sub> through a bias resistor (R<sub>POLY</sub>)
- Operation at low V<sub>DD</sub> levels  $\approx V_{REF} + 2V_{DS}$
- Suitable for SoC optimized for I<sub>REF</sub> fractional bandgap voltage loop that is coupled to V<sub>SS</sub>
- Utilizes parasitic (substrate) bipolar junction transistor (BJT) freely available in digital CMOS
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.