

VREF5 (internal #chip3_VBGF1)

Fractional Bandgap Voltage Reference with low TC.


Proof of silicon with typical/preliminary measurements available.

Please contact sales@ailinear.com for more information & order specific evaluation

Parameter	Typical Spec	Condition
I _{DD} (nA)	~270	V _{DD} =2v, Temperature = 27C
V _{DD} Low (v)	~1	V _{DD} sweep 0v→2.2v, Temperature = 27C
V _{DD} High (v)	~2	V _{DD} sweep 0v→2.2v, Temperature = 27C
VREF _{OUT} (v)	~0.63	V _{DD} =2v, Temperature = 27C
TC (PPM/C)	TBD	Test in progress
PSRR (dB)	TBD	Test in progress


See Disclaimer

VREF Cell Layout



VREF Cell Size ~460μm×250 μm in TSMC 180nm CMOS

VREF Block Diagram



Features:

- CMOS (~460μm×250 μm) fractional bandgap voltage reference ($V_{OUT} \approx V_{REF} \approx 0.5V_{BG} \approx 0.63$) Intellectual Property (IP) cell operates in subthreshold with low I_{DD} (typical 270nA)
- Trimmable or Programmable (pre or post silicon) absolute value of V_{REF}
- Trimmable or Programmable TC
- Equipped with start-up, and power-down
- Includes an internal buffer (BUF) to drive larger loads (e.g. Mega Ωs) in a SoC
- No clock, no switch-capacitor, and no related noise or injections into substrate
- Utilizes a fractional bandgap topology to generate I_{REF} through a bias resistor (R_{POLY})
- Operation at low V_{DD} levels $\approx V_{REF} + 2V_{DS}$
- Suitable for SoC optimized for I_{REF} fractional bandgap voltage loop that is coupled to V_{SS}
- Utilizes parasitic (substrate) bipolar junction transistor (BJT) freely available in digital CMOS
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.