


## V<sub>REF</sub>4 (internal #chip1\_DTMOST4)

Ultra-Low-Power Fractional Voltage Reference with low TC. Proof of silicon with typical/preliminary measurements available.


Please contact sales@ailinear.com for more information & order specific evaluation

Parameter	Typical	Condition
	Spec	
I <sub>DD</sub> (nA)	~29	V <sub>DD</sub> =2v, Temperature = 27C
V <sub>DD</sub> Low (v)	~0.7	V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C
V <sub>DD</sub> High (v)	~2	V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C
VREF <sub>OUT</sub> (v)	~0.43	V <sub>DD</sub> =2v, Temperature = 27C
TC (PPM/C)	~230	V <sub>DD</sub> =2v, ΔT ~30C
PSRR (dB)	~69	V <sub>DD</sub> sweep 1v→2.2v, Temperature = 27C

\*See Disclaimer\*



V<sub>REF</sub> Block Diagram



V<sub>REF</sub> Cell Size ~132μm×87 μm in TSMC 180nm CMOS

## Features:

- Small CMOS (~132 $\mu$ m×87  $\mu$ m) bandgap voltage reference ( $V_{OUT} \approx V_{REF} \approx 0.43v$ ) Intellectual Property (IP) cell operates in subthreshold with ultra-low I<sub>DD</sub> (typical 29nA)
- Patented Low noise design to generate proportional to absolute voltage (V<sub>PTAT</sub>) without resistors
- Equipped with start-up, power-down, and TC trim capability
- Includes an internal buffer (BUF) to drive larger loads (e.g. Mega  $\Omega$ s) in a SoC
- No clock, no switch-capacitor, and no related noise or injections into substrate
- Operating in subthreshold and requiring no resistors facilitate small silicon area and operations at ultra-low currents
- Operation at low V<sub>DD</sub> levels ≈V<sub>REF</sub> + 2V<sub>DS</sub>
- Manufacturable on trailing-to-bleeding edge digital CMOS
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.