

VREF2 (internal #chip1_DT MOST2)


Ultra-Low-Power Fractional Voltage Reference with low TC. Proof of silicon with typical/preliminary measurements available.

Please contact sales@ailinear.com for more information & order specific evaluation

Parameter	Typical Spec	Condition
I _{DD} (nA)	~25	V _{DD} =2v, Temperature = 27C
V _{DD} Low (v)	~0.7	V _{DD} sweep 0v→2.2v, Temperature = 27C
V _{DD} High (v)	~2	V _{DD} sweep 0v→2.2v, Temperature = 27C
VREF _{OUT} (v)	~0.43	V _{DD} =2v, Temperature = 27C
TC (PPM/C)	~350	V _{DD} =2v, ΔT ~30C
PSRR (dB)	~76	V _{DD} sweep 1v→2.2v, Temperature = 27C


See Disclaimer

V_{REF} Cell Layout



V_{REF} Cell Size ~100μm×85 μm in TSMC 180nm CMOS

V_{REF} Block Diagram



Features:

- Small CMOS (~100μm×85 μm) bandgap voltage reference (V_{OUT} ≈ V_{REF} ≈ 0.43) Intellectual Property (IP) cell operates in subthreshold with ultra-low I_{DD} (typical 25nA)
- Patented Low noise design to generate proportional to absolute voltage (V_{PTAT}) without resistors
- Equipped with start-up, power-down, and TC trim capability
- Includes an internal buffer (BUF) to drive larger loads (e.g. Mega Ωs) in a SoC
- No clock, no switch-capacitor, and no related noise or injections into substrate
- Operating in subthreshold and requiring no resistors facilitate small silicon area and operations at ultra-low currents
- Operation at low V_{DD} levels ≈ V_{REF} + 2V_{DS}
- Manufacturable on trailing-to-bleeding edge digital CMOS
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.