

VREF1 (internal #chip1_VREF2)


Ultra-Low-Power Bandgap Voltage Reference with low TC. Proof of silicon with typical/preliminary measurements available.

Please contact sales@ailinear.com for more information & order specific evaluation


Parameter	Typical Spec	Condition
I_{DD} (nA)	~153	$V_{DD}=2v$, Temperature = 27C
V_{DD} Low (v)	~1.5	V_{DD} sweep 0v→2.2v, Temperature = 27C
V_{DD} High (v)	~2	V_{DD} sweep 0v→2.2v, Temperature = 27C
$V_{REF_{OUT}}$ (v)	~1.28	$V_{DD}=2v$, Temperature = 27C
TC (PPM/C)	~150	$V_{DD}=2v$, $\Delta T \sim 30C$
PSRR (dB)	~68	V_{DD} sweep 1v→2.2v, Temperature = 27C

See Disclaimer

VREF Cell Layout



VREF Block Diagram



VREF Cell Size ~180 μ m×150 μ m in TSMC 180nm CMOS

Features:

- Small CMOS (~180 μ m×150 μ m) bandgap voltage reference ($V_{OUT} \approx V_{REF} \approx V_{BG} \approx 1.28$) Intellectual Property (IP) cell operates in subthreshold with ultra-low I_{DD} (typical 153nA)
- Patented Low noise design to generate proportional to absolute voltage (V_{PTAT}) without resistors
- Equipped with start-up, power-down, and TC trim capability
- Includes an internal buffer (BUF) to drive larger loads (e.g. Mega Ω s) in a SoC
- No clock, no switch-capacitor, and no related noise or injections into substrate
- Operating in subthreshold and requiring no resistors facilitate small silicon area and operations at ultra-low currents
- Operation at low V_{DD} levels $\approx V_{REF} + 2V_{DS}$
- Utilizes parasitic (substrate) bipolar junction transistor (BJT) freely available in digital CMOS
- Manufacturable on trailing-to-bleeding edge digital CMOS
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.