


## REF8 (internal #chip3\_IREF\_BG)

Low-Power Fractional Bandgap Current Reference with low TC. Proof of silicon with typical/preliminary measurements available.


Please contact <a href="mailto:sales@ailinear.com">sales@ailinear.com</a> for more information & order specific evaluation

Parameter	Typical	Condition
	Spec	
IDD (nA)	~160	V <sub>DD</sub> =2v, Temperature = 27C
IREF (nA)	~55	V <sub>DD</sub> =2v, Temperature = 27C
V <sub>DD</sub> Low (v)	~1	V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C
V <sub>DD</sub> High (v)	~2	V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C
TC (%/C)	TBD	V <sub>DD</sub> =2v, ΔT ~30C. Test in progress
VC (%/V)	TBD	$V_{DD}$ sweep $1v\rightarrow 2.2v$ , Temperature = 27C. Test in progress

\*See Disclaimer\*



I<sub>REF</sub> Block Diagram



I<sub>REF</sub> Cell Size ~420μm×220 μm in TSMC 180nm CMOS

## Features:

- Trimmable or Programmable (pre or post silicon) absolute value of IREF
- Trimmable or Programmable TC
- Equipped with start-up, power-down, and TC trim capability
- CMOS (~420μm×220 μm) bias current Intellectual Property (IP) cell operating in subthreshold with ultra-low current consumption I<sub>DD</sub> (typical 55nA)
- Utilizes a fractional bandgap topology to generate IREF through a bias resistor (RPOLY)
- Suitable for SoC optimized for I<sub>REF</sub> fractional bandgap voltage loop that is coupled to V<sub>SS</sub>
- I<sub>DD</sub> and I<sub>REF</sub> absolute value mostly a function of R<sub>POLY</sub>
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.