


IREF6A (internal chip1_IBIAS6A)

Ultra-Low-Power Reference Current with low TC (Experimental). Proof of silicon with typical/preliminary measurements available. (Please contact sales@ailinear.com for more information)

Parameter	Typical Spec	Condition
I_{DD} (nA)	~12	$V_{DD}=2v$, Temperature = 27C
V_{DD} Low (v)	~0.75	V_{DD} sweep 0v→2.2v, Temperature = 27C
V_{DD} High (v)	~2	V_{DD} sweep 0v→2.2v, Temperature = 27C
TC (%/C)	~0.3	$V_{DD}=2v$, $\Delta T \sim 30C$
VC (%/V)	~0.4	V_{DD} sweep 1v→2.2v, Temperature = 27C


See Disclaimer

IREF Cell Layout



IREF Cell Size ~92 μ m×52 μ m in TSMC 180nm CMOS

IREF Block Diagram



Features:

- Programmable (pre or post silicon) I_{REF} that tracks I_{DD}
- Tiny CMOS (~92 μ m×52 μ m) bias current Intellectual Property (IP) cell operating in subthreshold with ultra-low current consumption I_{DD} (typical 12nA)
- Large value but tiny active bias resistor (R_{NMOS}) as a function of NMOSFET keeps I_{DD} ultra-low
- Most suitable for SoC whose analog (e.g., oscillator, comparator, ADC) performance best correlates with NMOSFET parameters
- Utilizing cascode current mirrors ($1V_{GS}+2V_{DS}$) for lower operating V_{DD}
- Suitable for SoC optimized for I_{REF} voltage loop that is coupled to V_{SS}
- I_{DD} and I_{REF} absolute value mostly a function of NMOSFET mobility (μ) inherently more stable to help narrow I_{DD} variation over normal fabrication process corners
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.