


# IREF1A (internal chip1\_IBIAS1)

Ultra-Low-Power Reference Current with low TC (Experimental). Proof of silicon with typical/preliminary measurements available. (Please contact [sales@ailinear.com](mailto:sales@ailinear.com) for more information)

Parameter	Typical Spec	Condition
$I_{DD}$ (nA)	~40	$V_{DD}=2V$ , Temperature = 27C
$V_{DD}$ Low (v)	~1	$V_{DD}$ sweep 0v→2.2v, Temperature = 27C
$V_{DD}$ High (v)	~2	$V_{DD}$ sweep 0v→2.2v, Temperature = 27C
TC (%/C)	~0.3	$V_{DD}=2V$ , $\Delta T \sim 30C$
VC (%/V)	~0.2	$V_{DD}$ sweep 1v→2.2v, Temperature = 27C


\*See Disclaimer\*

IREF Cell Layout



IREF Cell Size ~135 $\mu$ m×80  $\mu$ m in TSMC 180nm CMOS

IREF Block Diagram



## Features:

- Programmable (pre or post silicon)  $I_{REF}$  that tracks  $I_{DD}$
- Option to program positive or negative TC
- Tiny CMOS (~135 $\mu$ m×80  $\mu$ m) bias current Intellectual Property (IP) cell operating in subthreshold with ultra-low current consumption  $I_{DD}$  (typical 40nA)
- Large value but tiny active bias resistor ( $R_{PMOS}$ ) as a function of a pair of PMOSFET keeps  $I_{DD}$  ultra-low
- Most suitable for SoC whose analog (e.g., oscillator, comparator, ADC) performance best correlates with PMOSFET parameters
- Suitable for SoC optimized for  $I_{REF}$  voltage loop that is coupled to  $V_{SS}$
- $I_{DD}$  and  $I_{REF}$  absolute value mostly a function of PMOSFET mobility ( $\mu$ ) inherently more stable to help narrow  $I_{DD}$  variation over normal fabrication process corners
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.