


I_{BIAS}9


Ultra-Low-Power Proportional to Absolute Temperature (I_{PTAT}) Bias Current Source. Proof of silicon with typical/preliminary measurements available. (Please contact sales@ailinear.com)

Parameter	Typical Spec	Condition
I _{DD} (nA)	15	V _{DD} =2v, Temperature = 27C
V _{DD} Low (v)	0.8	V_{DD} sweep $0v \rightarrow 2.2v$, Temperature = 27C
V _{DD} High (v)	2	V_{DD} sweep $0v \rightarrow 2.2v$, Temperature = 27C
TC (%/C)	0.4	V _{DD} =2ν, ΔT ~30C
VC (%/V)	0.3	V_{DD} sweep $1v \rightarrow 2.2v$, Temperature = 27C





Block Diagram



Cell Size ~60 μ m×65 μ m in TSMC 180nm CMOS

Features:

- Programmable (pre or post silicon) IOUT that tracks IDD
- Tiny CMOS (~60µm×65 µm) bias current Intellectual Property (IP) cell operating in subthreshold with ultra-low current consumption I_{DD} (typical 15nA)
- Large value but tiny active bias resistor (R_{PMOS}) as a function of NMOSFET keeps I_{DD} ultra-low
- Most suitable for SoC whose analog (e.g., oscillator, comparator, ADC) performance best correlates with NMOSFET parameters
- Utilizing cascode current mirrors (1V_{GS}+2V_{DS}) for lower operating V_{DD}
- Suitable for SoC where I_{BIAS} is more optimized when PTAT Kirkoff Voltage Loop (KVL) is coupled to V_{SS}
- I_{DD} and I_{OUT} absolute value mostly a function of NMOSFET mobility (μ) inherently more stable to help narrow I_{DD} variation over fabrication process corners
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.