

# IBIAS 3A

Ultra-Low-Power Proportional to Absolute Temperature (IPTAT) Bias Current Source. Proof of silicon with typical/preliminary measurements available. (Please contact sales@ailinear.com)


| Parameter                | Typical | Condition  |
|--------------------------|---------|--|
|                          | Spec    |  |
| I <sub>DD</sub> (nA)     | 9       | V <sub>DD</sub> =2v, Temperature = 27C           |
| V <sub>DD</sub> Low (v)  | 0.8     | V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C |
| V <sub>DD</sub> High (v) | 2       | V <sub>DD</sub> sweep 0v→2.2v, Temperature = 27C |
| TC (%/C)                 | 0.5     | V <sub>DD</sub> =2v, ΔT ~30C                     |
| VC (%/V)                 | 0.5     | V <sub>DD</sub> sweep 1v→2.2v, Temperature = 27C |

\*See Disclaimer\*

### Cell Layout

Cell Size  $^91\mu\text{m}\times41~\mu\text{m}$  in TSMC 180nm CMOS

## **Block Diagram**



### Features:

- Programmable (pre or post silicon) I<sub>OUT</sub> that tracks I<sub>DD</sub>
- Tiny CMOS (~91μm×41 μm) bias current Intellectual Property (IP) cell operating in subthreshold with ultra-low current consumption I<sub>DD</sub> (typical 9nA)
- Large value but tiny active bias resistor (R<sub>PMOS</sub>) as a function of PMOSFET keeps I<sub>DD</sub> ultra-low
- Most suitable for SoC whose analog (e.g., oscillator, comparator, ADC) performance best correlates with PMOSFET parameters
- Utilizing cascode current mirrors (1V<sub>GS</sub>+2V<sub>DS</sub>) for lower operating V<sub>DD</sub>
- Suitable for SoC where I<sub>BIAS</sub> is more optimized when PTAT Kirkoff Voltage Loop (KVL) is coupled to
- I<sub>DD</sub> and I<sub>OUT</sub> absolute value mostly a function of PMOSFET mobility (μ) inherently more stable to help narrow I<sub>DD</sub> variation over fabrication process corners
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.