


# IBIAS14 (internal I<sub>REF4</sub> in 65nm)

Ultra-Low-Power Proportional to Absolute Temperature (I<sub>PTAT</sub>) Bias Current Source. Proof of silicon with typical/preliminary measurements available. (Please contact sales@ailinear.com)

Parameter	Typical Spec	Condition
I <sub>DD</sub> (nA)	13	V <sub>DD</sub> =1v, Temperature = 27C
V <sub>DD</sub> Low (v)	0.6	V <sub>DD</sub> sweep 0v→1.1v, Temperature = 27C
V <sub>DD</sub> High (v)	1	V <sub>DD</sub> sweep 0v→1.1v, Temperature = 27C
TC (%/C)	0.6	V <sub>DD</sub> =1v, ΔT ~30C
VC (%/V)	0.5	V <sub>DD</sub> sweep 0.6v→1.1v, Temperature = 27C


**\*See Disclaimer\***

## Cell Layout



Cell Size ~45μm×30 μm in TSMC 65nm CMOS

## Block Diagram



## Features:

- Programmable (pre or post silicon) I<sub>OUT</sub> that tracks I<sub>DD</sub>
- Tiny CMOS (~45μm×30 μm) bias current Intellectual Property (IP) cell operating in subthreshold with ultra-low current consumption I<sub>DD</sub> (typical 13nA)
- Large value but tiny active bias resistor (R<sub>PMOS</sub>) as a function of PMOSFET keeps I<sub>DD</sub> ultra-low
- Most suitable for SoC whose analog (e.g., oscillator, comparator, ADC) performance best correlates with PMOSFET parameters
- Utilizing cascode current mirrors (1V<sub>GS</sub>+2V<sub>DS</sub>) for lower operating V<sub>DD</sub>
- Suitable for SoC where I<sub>BIAS</sub> is more optimized when PTAT Kirkoff Voltage Loop (KVL) is coupled to V<sub>DD</sub>
- I<sub>DD</sub> and I<sub>OUT</sub> absolute value mostly a function of PMOSFET mobility (μ) inherently more stable to help narrow I<sub>DD</sub> variation over fabrication process corners
- Based on 65nm digital CMOS at TSMC and portable to smaller fabrication nodes