


I_{BIAS10}

Ultra-Low-Power Proportional to Absolute Temperature (I_{PTAT}) Bias Current Source. Proof of silicon with typical/preliminary measurements available. (Please contact sales@ailinear.com)

Parameter	Typical Spec	Condition
I _{DD} (nA)	19	V _{DD} =2v, Temperature = 27C
V _{DD} Low (v)	0.8	V _{DD} sweep 0v→2.2v, Temperature = 27C
V _{DD} High (v)	2	V _{DD} sweep 0v→2.2v, Temperature = 27C
TC (%/C)	0.3	V _{DD} =2v, ΔT ~30C
VC (%/V)	0.4	V _{DD} sweep 1v→2.2v, Temperature = 27C


See Disclaimer

Cell Layout



Cell Size ~80μm×40 μm in TSMC 180nm CMOS

Block Diagram



Features:

- Patented
- Programmable (pre or post silicon) I_{OUT} that tracks I_{DD}
- Tiny CMOS (~80μm×40 μm) bias current Intellectual Property (IP) cell operating in subthreshold with ultra-low current consumption I_{DD} (typical 19nA)
- Large value but tiny active bias resistor (R_{NMOS}) as a function of NMOSFET keeps I_{DD} ultra-low
- Most suitable for SoC whose analog (e.g., oscillator, comparator, ADC) performance best correlates with NMOSFET parameters
- Suitable for SoC where I_{BIAS} is more optimized when V_{DD} coupled with PTAT Kirchoff Voltage Loop (KVL)
- Utilizing PTAT loop with PMOSFETs needing 1V_{GS}+2V_{DS} for lower V_{DD} operating range
- I_{DD} and I_{OUT} absolute value mostly a function of NMOSFET mobility (μ) inherently more stable to help narrow I_{DD} variation over fabrication process corners
- Based on 180nm digital CMOS at TSMC and portable to smaller fabrication nodes.